Abstract—In this paper, co-fabrication and characterization of micro-inductors with mechanically flexible interconnects (MFIs) as I/Os is presented. A double-lithography and double-reflow process is used to obtain different heights of reflowed photoresist domes for the micro-inductors and the MFIs. The developed process allows fabrication of MFIs with different heights, pitches, and materials. The fine-pitch copper MFIs allow for dense connections between chips using interconnect bridging or stitching technologies (embedded multi-die interconnect bridge, heterogeneous interconnect stitching technology, etc.), while the large nickel tungsten (NiW) MFIs enable connections with the base substrate. The interconnect stitch chip can also host integrated passive devices, allowing close integration with active chips. Furthermore, the stitch chip can be fabricated out of low-loss substrate, enabling high-quality passives along with low-loss electrical interconnections. Copper micro-inductors with two different numbers of turns were fabricated on glass to minimize substrate losses; inductance, resistance, and Q-factor values of 0.45 nH, 4 Ω, and 25 were obtained at 33 GHz for the five-turn inductor with a self-resonant frequency of >40 GHz. The compliance of the fabricated 9-μm-thick Cu MFI was measured to be 1.1 mm/N, while that of the 7- and 10-μm-thick NiW MFIs were measured to be 10 and 2.6 mm/N, respectively.

Index Terms—Flexible interconnects, heterogeneous integration, integrated passive devices, micro-inductors.

I. INTRODUCTION

CHIP I/Os play an integral role in not only providing reliable electrical interconnections, but also the mechanical reliability of the overall system. The mechanical reliability of the I/Os is becoming increasingly critical with a greater trend toward heterogeneous 2.5-D and 3-D integration of disparate substrate materials, which results in coefficient of thermal expansion mismatch and an increased number of off-chip I/O demand [1]–[5]. Flexible interconnects have been widely explored as a suitable replacement for conventional solder bumps and copper pillars as I/Os [6]–[10]. Furthermore, there is also a push toward integrating passives (e.g., inductors and capacitors) on, or in close proximity to, the chips [11] as they are an integral part of the various radio frequency (RF) circuits, including filters, amplifiers, oscillators, and transceivers with applications in the communication, sensing, and power delivery domains [12]–[15]. On-chip inductors of planar structures have been traditionally preferred owing to their ease of fabrication and CMOS compatibility. However, these inductors typically suffer from large substrate losses as well as limited footprint due to a large number of metal interconnects fabricated in the back end of line, resulting in limited inductor performance [16]. The 3-D inductors have been explored to circumvent some of the issues of these planar inductors. Specifically, solenoidal micro-inductors have been preferred as high inductance, and low loss is achievable owing to better magnetic field confinement [17]. However, the additional processing steps and complex fabrication procedures make them less feasible for integration. Moreover, the additional fabrication steps are required to fabricate the needed I/Os for interconnections [18].

In this paper, we present post-CMOS wafer-level co-fabrication of 3-D solenoidal micro-inductors with mechanically flexible interconnects (MFIs) of different materials, pitches, thicknesses, and heights for electrical signaling; the described process allows the simultaneous fabrication of I/Os (MFIs) and micro-inductors, thereby preventing additional fabrication steps. A double-lithography and double-reflow process [19] is utilized to get the differential height photoresist domes for micro-inductors and MFIs; smaller height domes are utilized to fabricate fine-pitch MFIs along with micro-inductors, while the larger domes are used for the coarse-pitch MFIs. The developed process further allows the MFIs to be fabricated using different materials, pitches, and thicknesses giving control over the mechanical and electrical properties of the MFIs. This can be important for heterogeneous integration where I/Os of different pitches, heights, and materials may be required for increased integration flexibility.

Fig. 1 shows a schematic of one such topology leveraging multi-height I/Os [21], [22] and 3-D micro-inductors. As shown in this paper, the high-density stitch chip can be fabricated out of a low-loss substrate allowing high-performance 3-D passives (inductors) along with low-loss, high-density electrical interconnects. The fabrication process enables seamless heterogeneous integration of ICs of different substrate
Fig. 2. Fabrication process for micro-inductors and MFIs.

II. FABRICATION

The co-fabrication process of the MFIs and the micro-inductors is outlined in Fig. 2. A Ti/Cu/Au, with a thickness of 50/2000/100 nm, metallization using a lift-off process is obtained to get the base metallization for the micro-inductors. Large domes are obtained using reflow of thick positive photoresist. A second exposure is then performed, followed by a second reflow process to get the smaller domes [19]. Fig. 3 shows a profilometer scan for the two different dome heights obtained after the second exposure and reflow. A height differential of 70 μm is achieved between the large and the small domes. The height differential between the domes can be modulated by changing the width of the photoresist being exposed in the second exposure.

Copper electroplating of small MFIs and micro-inductors is then performed using a spray-coated electroplating mold. After the copper electroplating, a second layer of spray-coated photoresist is applied to isolate the copper-plated structures and create a new electroplating mold for the large MFIs. An optical image of the spray-coated copper micro-inductors and fine-pitch MFIs and the electroplating mold for the NiW MFIs is shown in Fig. 4. NiW is used to electroplate the large MFIs allowing for larger vertical elastic deformation than copper [23]. Seed layer and photoresist are then removed to obtain freestanding structures.

Fig. 3. Profilometer scan of the reflowed domes after double-exposure process—height difference of 70 μm between the small and the large domes was achieved.

Fig. 4. Optical image showing electroplating mold for large NiW MFIs with resist covered copper micro-inductors and MFIs.
Fig. 5. SEM images of fabricated sample of (a) NiW MFIs, (b) fine-pitch Cu MFIs, and (c) Cu micro-inductors. (d) X-ray images of top and bottom metallization with good connection.

Fig. 5 (a)–(c) shows the SEM images of the fabricated sample with Cu micro-inductors and fine-pitch MFIs and NiW coarse-pitch MFIs. X-ray images of the fabricated five-turn micro-inductor, shown in Fig. 5(d), show a good connection between the top and bottom metallization. SEM images in Fig. 6 show the height difference between the MFIs and the micro-inductors fabricated on the same substrate. The height differential allows heterogeneous integration with micro-inductors embedded between substrate tiers, while MFIs provide the required interconnection.

III. ELECTRICAL AND MECHANICAL MEASUREMENTS

This section presents electrical and mechanical measurements of the fabricated micro-inductors. The RF measurements of micro-inductors were performed to extract their inductance and $Q$-factors. The fabricated micro-inductors are measured using a Cascade microprobe station and a Keysight PNA X N5245 network analyzer. Prior to the measurements, short-open-load-through calibration was performed up to 40 GHz using a calibration substrate. After calibration, ground-signal-ground (GSG) probes of a 200-μm pitch were used for two-port measurements, as shown in Fig. 7(a). Each micro-inductor is surrounded by a ground plane to facilitate probing. Fig. 7(b) illustrates simulation configurations...
Fig. 8. Measured and simulated S-parameters for the five-turn inductor; results show close match between the simulated and measured values.

for solenoid micro-inductors using full-wave electromagnetic software (ANSYS HFSS, Version 18.1).

Fig. 8 illustrates the measured and simulated S-parameters for the fabricated five-turn micro-inductor. Fig. 8 shows a good match between the simulated and the measured structures. After S-parameter-to-Z-parameter conversion, the resistance, inductance, and Q-factor of each inductor can be extracted using the following equations [24], where Re and Im stand for real and imaginary parts, respectively, and $\omega$ is the angular frequency:

$$Z_{\text{diff}} = Z_{11} - Z_{12} - Z_{21} + Z_{22}$$  \hspace{1cm} (1)

$$R = \text{Re}(Z_{\text{diff}})$$  \hspace{1cm} (2)

$$L = \text{Im}(Z_{\text{diff}})/\omega$$  \hspace{1cm} (3)

$$Q = \frac{\text{Im}(Z_{\text{diff}})}{\text{Re}(Z_{\text{diff}})}.$$  \hspace{1cm} (4)

Fig. 9 shows the extracted inductance, resistance, and Q-factor for the five- and eight-turn micro-inductors from the RF measurements. For each structure, five measurement results were averaged with the error bars of one standard deviation. As the number of turns increases, the inductance values increase while Q-factors decrease. The maximum Q-factor of $\sim 25$ is achieved at 33 GHz for the 30-μm-radius and 10-μm-thick five-turn micro-inductor. Table I shows the performance comparison of the fabricated inductor with some of the published work for 3-D solenoid-shaped inductors. The fabricated micro-inductors, which demonstrate proof of concept, exhibit a Q greater than 15 for a frequency band of over 35 GHz with a self-resonant frequency of $>40$ GHz and an inductance of 0.45 nH; the fabricated micro-inductors were not optimized. The fabrication process uniquely allows co-fabrication of I/Os with the micro-inductors; this significantly reduces the number of fabrication steps and increases the ease and flexibility of heterogeneous integration.

The effect of coil radius ($r_{\text{dome}}$) on the Q-factor was also studied using the simulation configuration described earlier. The maximum Q-factor shows an increase with the increase in the coil radius; this is primarily due to lower flux leakage and reduced parasitic capacitance between the base metallization and the electroplated contours of the micro-inductors [25]. The inductance also increases with an increase in coil radius due to a larger core area. The simulation results for this tradeoff are depicted in Fig. 10.

The developed co-fabrication process also gives control over the type of material and thickness of the electroplated layer. This allows modulation of mechanical properties of the MFIs (compliance, elastic range, etc.) to better meet the varying requirements of electronic systems. For example, the total “clamping” force required to maintain a good electrical connection would be a function of the number of I/Os and the compliance of the I/Os. Thus, modulating the compliance can allow for achieving the desired clamping force for a given
TABLE I

<table>
<thead>
<tr>
<th>Reference</th>
<th>Peak Q @ (f_{\text{max}})</th>
<th>Frequency Band with Q &gt; 15 (GHz)</th>
<th>L (nH)</th>
<th>SRF (GHz)</th>
<th>Substrate</th>
<th>Inductor shape</th>
<th>Co-fabrication with I/Os</th>
</tr>
</thead>
<tbody>
<tr>
<td>[18]</td>
<td>100 (3.2 \text{ GHz})</td>
<td>&lt; 8</td>
<td>3.5</td>
<td>n/r</td>
<td>Glass</td>
<td>3D solenoid</td>
<td>No</td>
</tr>
<tr>
<td>[26]</td>
<td>17.5 (70 \text{ MHz})</td>
<td>&lt; 0.1</td>
<td>60</td>
<td>n/r</td>
<td>Silicon</td>
<td>3D toroidal</td>
<td>No</td>
</tr>
<tr>
<td>[27]</td>
<td>46 (400 \text{ MHz})</td>
<td>n/r</td>
<td>38</td>
<td>n/r</td>
<td>Glass</td>
<td>3D solenoid</td>
<td>No</td>
</tr>
<tr>
<td>[28]</td>
<td>50 (6 \text{ GHz})</td>
<td>&lt; 7</td>
<td>2.3</td>
<td>&gt; 20</td>
<td>Silicon</td>
<td>3D solenoid</td>
<td>No</td>
</tr>
<tr>
<td>[29]</td>
<td>32 (0.95 \text{ GHz})</td>
<td>&lt; 0.5</td>
<td>1000</td>
<td>1.24</td>
<td>Polymer</td>
<td>3D solenoid</td>
<td>No</td>
</tr>
<tr>
<td>This Work</td>
<td>25 (33 \text{ GHz})</td>
<td>&gt; 35</td>
<td>0.45</td>
<td>&gt; 40</td>
<td>Glass</td>
<td>3D solenoid</td>
<td>Yes</td>
</tr>
</tbody>
</table>

IV. CONCLUSION

In this paper, co-fabrication of 3-D solenoidal micro-inductors and MFIs as I/Os is presented. The developed process enables I/Os to be fabricated with different pitches and vertical heights, enabling seamless heterogeneous integration for RF systems. A maximum height difference of 70 \(\mu\text{m}\) was achieved between the large MFIs and the micro-inductors. This large height differential between the micro-inductors and the MFIs can enable embedding of micro-inductors between substrates for 2.5-D or 3-D integration. Fabrication of micro-inductors on the high-density stitch chip allows leveraging low-loss substrates for high-performance passives and low-loss electrical interconnects. The process also gives control over the mechanical characteristics of the fabricated MFIs by allowing multi-material and multi-thickness electroplating processes. Electrical measurements of two different fabricated inductor structures are also presented.

REFERENCES


